Please amend the present application as follows:

Claims

The following is a copy of Applicant' claims that identifies language being added with underlining ("___") and language being deleted with strikethrough ("——"), as is applicable:

1. (Currently Amended) A phase lock loop circuit comprising a low power voltage-to-current converter for use in a phase locked loop, comprising:

an input stage comprising:

a pair of differential signal input terminals operable to receive differential input signals from a charge pump;

first and second switching transistors each coupled to one of the pair of differential signal input terminals;

first and second complementary transistors coupled to the first and second switching transistor, respectively;

an output stage coupled to the input stage first complementary transistors;

and

a non-differential output terminal coupled to the output stage, where the output terminal is operable to transmit an output current signal as a function of voltages associated with the differential input signals and independent of a coupled load.

2. (Currently Amended) The <u>voltage-to-current converter</u> phase lock loop converter of claim 1, where the input stage is a rail-to-rail input stage.

- 3. (Currently Amended) The <u>voltage-to-current converter</u> phase lock loop of claim 2, where the rail-to-rail input stage is a resistorless input stage.
- 4. (Currently Amended) The <u>voltage-to-current converter phase lock loop</u> of claim 1, where the voltage to current converter comprises, wherein the output stage includes a first output stage and the second output stage, wherein the first output stage and the second output stage each include a constant current source that provides a <u>substantially constant current</u> for the center frequency of the phase lock loop <u>output</u> when the difference between the differential input signals is substantially zero.
- 5. (Currently Amended) The <u>voltage-to-current converter</u> phase lock loop of claim 4 1, wherein the <u>first output stage comprises a first current source transistor and a current sink transistor and the second a first output stage and a second output stage, the <u>first output stage being coupled to the first complementary transistor and to the non-differential output terminal, the second output stage being coupled to the first output stage comprises a second current source transistor and a second transistor.</u></u>
- 6. (Currently Amended) The <u>voltage-to-current converter</u> phase lock loop of claim 5, wherein the second <u>transistor of the second output stage comprises a bandgap</u> reference circuit is coupled to a bandgap reference signal and to a supply voltage.

- 7. (Currently Amended) The <u>voltage-to-current converter</u> phase lock loop of claim 6, wherein the bandgap reference signal is approximately 1.23 to 1.25 volts.
- 8. (Currently Amended) The <u>voltage-to-current converter</u> phase lock loop of claim 1, further comprising a biasing transistor coupled to a bias signal <u>coupled to the output of a charge pump of the phase locked loop</u> and to a supply voltage, wherein the biasing transistor is configured to generate a bias current for the <u>first and second complementary transistors of the input stage</u>.

9-15. (Cancelled)

- 16. (Newly added) The voltage-to-current converter of claim 8, wherein the bias signal is provided from the supply voltage and a voltage divider circuit of the charge pump.
- 17. (Newly added) The voltage-to-current converter of claim 1, wherein the differential signal input terminals are coupled to a charge pump circuit and the non-differential output terminal is coupled to a current controlled oscillator.
- 18. (Newly added) The voltage-to-current converter of claim 17, wherein the charge pump circuit includes a loop filter.